



Powering Innovation That Drives Human Advancement

PyAEDT 驅動的PDN模擬自動化:從想法到實現

Steven.Lu

Advantech

Sr.Engineer



Agenda

- Motivation & Purpose
- PyAEDT = Python + AEDT
- Auto-Sim : PDN "All-In-One"
- More Feature
- Streamlit + PyAEDT
- Conclusion
- Reference

Motivation & Purpose Why we talk about PDN ?



- There are some issues with insufficient transient margin during the VRTT test on different new platform
 - Transient margin can be improved by *optimizing PDN*
- Perform PDN simulation quickly and accurately to meet the high demand for these requests.





Motivation & Purpose The Necessity of Automation

- Challenges and limitations of manual simulation
 - Avoid setting mistakes
 - Consistency
- Benefits of auto-simulation
- Auto-Sim Further Evolution!! More time to do root cause analysis
- PDN simulation "ALL in ONE" !!
 - Only one button clicking
 - Fully Auto-simlution



Motivation & Purpose Past : Semi-automation





 Template

 Image: Displace

 Image: Displace



- Different simulators may have compatibility issues in automation
- Some tasks are performed by human operators
 - More susceptible to human error
 - Less efficient than fully automation



Purpose Now : All-In-One Automation



PyAEDT = Python + AEDT



Why PyAEDT ?



- Recorded code is dirty and difficult
- Recorded scripts are difficult to reuse and adapt.

- PyAEDT Provide: • HFSS & HFSS 3D Layout • EDB
- Nexxim (Designer)
- Twin Builder
- Mechanical
- Icepak
- Maxwell 2D, Maxwell 3D, RMXprt
- 2D Extractor & Q3D Extractor

PyAEDT = Python + AEDT







PyAEDT • Now only 20 minutes to (|(**(**|(f) CPU Die **Designer Nexxim** run a case Measure • 4-6 hours before **PKG+BGA S-Parameter Model** • PDN simulation workflow : Extract PCB S-parameter Run circuit simulation HFSS 3D Layout Using PyAEDT to integrate **MB PCB HFSS3D Layout & Designer** VR Model Cap **S-Parameter Model** Model



Auto-create pin group & port

_			
Port#	PWR BGA Pin List	GND BGA Pin List	
Porti	A20, B20, C20, D20	B21, C21, D21	
Port2	F20, G20, H20, J20	F21, G21, H21, J21	
Port3	A18, A17, A15, B17, C17, C18, C15	818, 815	
Port4	D18, D17, D15, F17, G18, G17, G15	F18, F15	
Port5	D11, D14, D12, F14, G14, G11, G12, F11	F12, E9, D9	
Porte	A14, B14, C14, A11, A12, C11, C12, B11	612, 89, C9	
Port7	1118, 1117, 1115, J17	118, 115	
Port8	H11, H14, H12, H4, H1, K11	112, 119	
Port9	A8, B8, C8, C7, D7	^{R7, D5} PW/R/GND	Pin list
Port10	18, 17, H8, H7, H6, H5	16, 15, G9	
Portii	C3, B3, C2	A3, B2, C1	
Port12	F8, F7, F6, F5, E4, D4	F4, D8, D5	
Port13	B6, C6, A6, A5, B4	B5, A4, C4	
Port14	L10, M9, L8, L7	K9, L6	2.11112 * Anthe Case
Port15	19, 010, 08, V9, W8, W9	U7, W7, W10	amaaaa 🚺 🔍 🚈
Port16	N8, P8, 18, N7	N6, P7, 17	CALL CONTRACT
Port17	N9, R9, T10, N10	P10	296000000 <u>100000</u>
Port18	K)	ка	

Auto-set stackup & cap model





選擇要執行的

- Error proofing :
 - Platform selection check
 - Capacitor model check
 - DC-short check

DL-N PDN		
×	0 ~	
亍 PDN 模擬		
p without CAPs	ADVANTECH	
1-01-SOM-2533-0825-end 已上傳檔案到工作站	www.weiter	
RD & Cut-out complete ! 🛩	RPL-S PDN ALL-IN-ONE!!	
aps check complete		
1	選擇上傳*.brd	
parameter complete :	Drag and drop file here Limit 200MB per file • BRD	Browse files
CORE S-parameter	19C60253301-01-SOM-2533-0825-end.brd 20.7MB	×
Board with caps extraction done	PCB Material :	
ulation Complete ! 🖋	Mid Loss	*
RE Post-simulation	ind. 2000	
	選擇要執行的 RPL-S PDN	
	601_VCORE ×	8 v
	一鍵執行執行 PDN 模擬	
	Extract sNp without CAPs	AD\ANTECH
	19C60253301-01-SOM-2533-0825-end 已上傳檔案到工作站	
	① Simulation Abort X	^
	檢查不符合。請確認 Board file 符合選擇的 Platform (RPL-S)	
L_	₼~₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽	

- The same platform may have different phases of VRM
 - VR model is described in netlist
- Using PyAEDT:
 - HFSS3dLayout :
 - Get the proper VRM port number
 - Designer :
 - Auto-modified the circuit netlist and run simulation





More Feature

- Auto-Sim : "All-In-One" additional option
 - Extract PCB s-parameter w/o cap
- PCB w/o cap gather more information
 - R_{dc} & L_{parasitic} (power-ground loop)
- Another Feature :
 - Some platform do not specify pin list
 - All the identical power pin grouped together into a singe pin-group



All Pin-Group PDN!!

選擇上傳*.brd	
Drag and drop file here Limit 200MB per file • BRD	Browse files
19A60E32000-01-JOB-0508-PM.brd 68.4MB	×
PCB Material :	
Mid. Loss	~
請輸入 IC refdes	
SU1	
請輸入 Power Net Name,多個 Net Name 請用','隔開,ex.+VCORE,+VCCGT,	
+VDD_SOC_0V8	
上傳至工作站&檢查電容&執行PDN模擬	AD\ANTECH
Extract sNp without CAPs	





Streamlit + PyAEDT

- Open-source for web apps
- Python scripts to interactive UI
- Rapid deployment
- Data science friendly



Conclusion

- PyAEDT provide a user-friendly platform for SI engineers.
 - Enable automation and precise analysis
 - Requires no deep programming expertise
- Show how to simplifies PDN simulation significantly
 - Now it only takes **20 minutes**, compared to **4-6 hours** before.



Reference



- https://lin-ming-chih.gitbook.io/aedt-scripting-1
- https://lin-ming-chih.gitbook.io/aedt-scripting-1/dao-lun/api-yupyaedt-han-shi-feng-ge-bi-jiao

